

F I G. 1




FIG. 2 PRIOR ART




FIG. 3 PRIOR ART






FIG. 4 PRIOR ART









F I G. 5




F I G. 6



F I G. 7



F I G. 8



F I G. 9





FIG. 10



F I G, 11





FIG. 12






FIG. 14





FIG. 15



DEPTH FROM SiO² INTERFACE





FIG. 17





F I G. 18




FIG. 19






FIG. 20








FIG. 22




FIG. 23






FIG. 24






FIG. 25



F I G. 26






FIG. 28







FIG. 29



F I G. 30







402

FIG. 31C

F I G. 32



F I G. 33



-443 GND - 444 GND VDD 20 7 441 D-FF 5 D-FF 3 F I G, 34 D-FF 5 DO₂ D-FF 5 D0 1 D-FF 5 Vpp STBX CLK LCHX Si





FIG. 36





Pad No.	Pad Name	Function
1 P	CLK	Clock input terminal of 64-bit shift register
2P	LCHK	Data latch signal input terminal LCHX = "L" : Read shift register data LCHX = "H" : Latch immediately preceding data
3P,4P,5P	GND	GND terminals (OV)
6P	VDD	Logical circuitry positive power supply terminal (+5V)
7 P	STBX	Driver strobe input terminal. Latched data output to driver at "L" input (Internal pullup resistance Rp=300K\Omega TYP.)
8P	SO	64-bit shift register serial data output terminal
9P-72P	DO1- DO64	Driver output terminal (Nch open drain output)
73P	SI	64-bit shift register serial data input terminal